



## PATENT APPLICATION

Docket No.: 9898-204

Serial No. 09/901,930

Applicant: Jae-Yoon SIM and Jei-Hwan YOO

Filing Date: July 9, 2001

INFORMATION DISCLOSURE CITATION  
FORM PTO-1449 (Modified)U.S. PATENT DOCUMENTS

<u>Exam</u> <u>Init</u>	<u>Ref</u>	<u>Document</u> <u>Number</u>	<u>Issue</u> <u>Date</u>	<u>Name</u>	<u>Class</u>	<u>Sub-</u> <u>Class</u>
TRC	—	6,097,665	August 1, 2000	Tomishima et al.		
TRC	—	6,147,914	Nov. 14, 2000	Leung et al.		

FOREIGN PATENT DOCUMENTS

	<u>Document</u> <u>Number</u>	<u>Publication</u> <u>Date</u>	<u>Country</u>	<u>Name</u>
—				
—				
—				

OTHER DOCUMENTS

<u>Exam</u> <u>Init</u>	<u>Ref</u>	<u>(Including Author, Title, Date, Pertinent Pages, etc.)</u>
TRC	—	1998 Symposium on VLSI Circuits Digest of Technical Papers P94-95 "A precise On-chip voltage Generator for a Giga-Scale DRAM with a Negative Word-line Scheme"
—	—	
—	—	

Examiner: T. CunninghamDate Considered: 2/13/02RECEIVED  
DEC 19 2002  
TECHNOLOGY CENTER 2800